

Amendments

Please amend the above-identified application as follows:

In the Claims:

Please replace claim 1 as set forth below. All pending claims are reproduced below for the Examiner's convenience.

1. (Twice Amended) A structure comprising

a first substrate and a second substrate; and

first solder bumps and second solder bumps offset therebetween, wherein said first solder bumps and said second solder bumps are separate sets of solder bumps disposed between said first substrate and said second substrate, and wherein said second solder bumps have at least a portion that melts at a lower temperature than said first solder bumps.

2. A structure as recited in claim 1, wherein said second solder bumps are larger than said first solder bumps.

3. A structure as recited in claim 1, wherein said second solder bumps comprise a portion having a higher concentration of tin than does said first solder bumps.

4. A structure as recited in claim 3, wherein said portion comprises a eutectic concentration of tin.

5. A structure as recited in claim 3, wherein said portion is adjacent to said second substrate.

BUR919990304US1

6. A structure as recited in claim 3, wherein said portion is centrally located within said second solder bump.
7. A structure as recited in claim 3, wherein said portion is said entire second solder bumps.
8. A structure as recited in claim 1, wherein said second solder bumps are for aligning said first substrate and said second substrate before melting said first solder bumps.
9. A structure as recited in claim 8, wherein said second solder bumps are larger than said first solder bumps.
10. A structure as recited in claim 1, wherein said second solder bumps melt at a temperature at least 25C° less than said first solder bumps.
11. A structure as recited in claim 1, wherein said first substrate comprises a first semiconductor chip.
12. A structure as recited in claim 11, wherein said second substrate comprises a second semiconductor chip.
13. A structure as recited in claim 12, wherein said second chip is larger than said first chip.
14. A structure as recited in claim 12, wherein said second chip further comprises wire bond pads for bonding to a printed circuit board.
30. A structure comprising:

BUR919990304US1

a first substrate having a main surface with first solder bumps and second solder bumps separately disposed thereacross; and

wherein said second solder bumps have at least a portion that melts at a lower temperature than said first solder bumps, said second solder bumps being for aligning said first substrate to a second substrate before melting said first solder bumps.

31. The structure of claim 30, wherein said second solder bumps are larger than said first solder bumps.

32. The structure of claim 30, wherein said second solder bumps melt at a temperature at least 25°C less than said first solder bumps.

33. The structure of claim 32, wherein the first substrate comprises a semiconductor chip.